RISC-V
Also written: RISC Five
An open standard for computer processor designs, allowing customization and innovation in chip design.
RISC-V is a set of instructions that a computer processor can understand. Think of it like a language for chips. Unlike most processor designs that are kept secret by companies, RISC-V is open source. This means anyone can use it, modify it, and build their own chips based on it.
This openness allows for a lot of flexibility. Companies can create specialized chips for specific tasks, like running AI models efficiently. For example, Google uses RISC-V in its Coral hardware to speed up AI tasks on devices like smartphones or smart cameras, making them faster and more power-efficient.
RISC-V is an open-source instruction set architecture (ISA) based on Reduced Instruction Set Computer (RISC) principles. Its modular design allows for custom extensions, enabling specialized hardware implementations. This contrasts with proprietary ISAs like x86 or ARM, where licensing fees and design restrictions apply.
The RISC-V ISA is managed by the RISC-V International foundation. Its extensibility makes it attractive for custom accelerators, embedded systems, and high-performance computing, offering a path to innovation without vendor lock-in.
RISC-V is gaining traction as companies seek more control and customization over their hardware, especially for AI acceleration. The open-source nature allows for tailored designs that can optimize performance and power efficiency for specific AI workloads, as seen with Google's use in edge AI devices.
- Coral NPU: A full-stack platform for Edge AIGoogle · Google Research Blog ·
- Google Gemini
- Google is a major proponent of RISC-V, using it in its Coral platform for edge AI acceleration and exploring its use in other hardware designs.
- ARM
- ARM is a popular family of RISC ISAs, but it is proprietary and requires li
- x86
- x86 is a complex instruction set computer (CISC) ISA used in most desktop a
- OpenAI
- OpenAI is a leading AI research lab focused on developing AI models, not
RISC-V originated from a research project at the University of California, Berkeley, starting in 2010. The goal was to create a free and open ISA suitable for research and commercial use. Source ↗
Explore Google's Coral Dev Board or USB Accelerator. These devices leverage custom hardware, often incorporating RISC-V or similar architectures, to run AI models locally on edge devices. You can try running pre-trained object detection or image classification models to see AI inference happening directly on the hardware.
The Playbook: reusable how-tos, prompts, configs and tips pulled out of the news.
- PromptRole-play a student struggling with math for AI tutor simulationSimulate a student's math struggles and uncertainty for AI tutor evaluation. · 5 min
- TemplateReusable workflow templates for healthcare teamsTeams can create and share templates for common workflows like documentation or prior authorizations. · 15 min
- TemplateTemplate for building an AI tool tailored to your workA structured approach to defining and building a custom AI tool for specific business needs. · 15 min
- TemplateEvals CSV prompt list for agent skillsA CSV file template for listing prompts used in evaluating agent skills. · 20 min
- HeuristicDouble coding agent task completion with docs linksProviding coding agents with a documentation link significantly increases their task completion rate. · 2 min
Questions people ask
- Is RISC-V an AI chip?
- No, RISC-V is an instruction set architecture, which is a blueprint for designing computer processors. Chips based on RISC-V can be designed for various purposes, including AI acceleration.
- What's the main advantage of RISC-V?
- Its main advantage is being open source. This allows anyone to use, modify, and build upon the design without paying licensing fees, fostering innovation and customization.
First seen on Subvolts Oct 15, 2025. Updated Sep 15, 2026. Written by an AI model from the items above and reviewed against them weekly; report an error.